NEW UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C.F.R. 1.53(b))

Docket No. M4065.135/P135

Total pages in this submission



TO THE ASSISTANT COMMISSIONER FOR PATENTS Box Patent Application Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

| METHOD OF FORMING A METAL SEED LAYER FOR SUBSEQUENT PLATING |
|--|
| and invented by: |
| Terry Gilton and Dinesh Chopra |
| If a CONTINUATION APPLICATION, check appropriate box and supply requisite information: |
| Continuation Divisional |
| Continuation-in-part (CIP) of prior application No.: |
| Enclosed are: |
| Application Elements |
| Filing fee as calculated and transmitted as described below |
| Specification having pages(s) and including the following: |
| a. X Descriptive title of the invention |
| b. Cross references to related applications (if applicable) |
| c. Statement regarding Federally-sponsored research/development (if applicable) |
| d. Reference to microfiche appendix (if applicable) |
| e. X Background of the invention |
| f. X Brief summary of the invention |
| g. X Brief description of the drawings (if drawings filed) |
| h. X Detailed description |
| i. X Claims as classified below |
| j. X Abstract of the disclosure |
| |
| |
| 1 |



| Application Elements (continued) |
|---|
| 3. X Drawing(s) (when necessary as prescribed by 35 U.S.C. 113) |
| Formal X Informal Number of sheets: 5 |
| 4. X Oath or Declaration |
| a. X Newly executed (original or copy) Unexecuted |
| Copy from a prior application (37 C.F.R. 1.63(d) (for continuation/divisional applications only) |
| c. With Power of Attorney X Without Power of Attorney |
| 5. Incorporation by reference (usable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein. |
| 6. Computer program in microfiche |
| 7. Genetic sequence submission (if applicable, all must be included) |
| a. Paper copy |
| b. Computer readable copy |
| c. Statement verifying identical paper and computer readable copies |
| Accompanying Application |
| 8. X Assignment papers (cover sheet & document(s)) |
| 9. X 37 C.F.R. 3.73(b) statement (when there is an assignee) |
| 10. English translation document (if applicable) |
| 11. X Information Disclosure Statement/PTO-1449 X Copies of IDS citations |
| 12. Preliminary Amendment |
| 13. X Acknowledgment postcard |
| 14. Certified copy of priority document(s) (if foreign priority is claimed) |
| 15. Certificate of Mailing |
| First Class Express Mail (Label No.:) |
| 16. Small Entity statement(s) # submitted (if Small Entity status claimed) |
| |

| tal Claims 111 - 20 = 91 × \$18.00 dependent 6 2 - 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 | | | below): | | | |
|--|-----------------|------------------------|---------------|----------------------|-----------------------------|---------------------------------|
| Chairs (check if application) Charge the amount of \$2,632.00 to cover the total filling fee is encilored. A duplicate copy of this sheet is enclosed. Charge the amount of as filling fee. Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allito 37 C.F.R. 1.31(b). | | | - 7 | s (please identify | enclosure | Additiona |
| Chairs (check if application) Charge the amount of \$2,632.00 to cover the total filling fee is encilored. A duplicate copy of this sheet is enclosed. Charge the amount of as filling fee. Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allito 37 C.F.R. 1.31(b). | | | | | | |
| Chairs (check if application) Charge the amount of \$2,632.00 to cover the total filling fee is encilored. A duplicate copy of this sheet is enclosed. Charge the amount of as filling fee. Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allito 37 C.F.R. 1.31(b). | | | | | | |
| CLAIMS AS FILED Or #Filed # Allowed # Extra Rate Independent 111 - 20 = 91 × \$18.00 Independent 6 - 3 = 3 × \$78.00 Interfect (Specify purpose): BASIC FEE TOTAL FILING FEE A check in the amount of \$2,632.00 to cover the total filing fee is enclosed. The Commissioner is hereby authorized to charge and Deposit Account No. 04-below. A duplicate copy of this sheet is enclosed. Charge the amount of as filing fee. Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17. Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allito 37 C.F.R. 1.31(b). | | nittal | ation and T | Fee Calcul | | |
| CLAIMS AS FILED Or #Filed # Allowed # Extra Rate Independent 111 - 20 = 91 × \$18.00 Independent 6 - 3 = 3 × \$78.00 Interfect (Specify purpose): BASIC FEE TOTAL FILING FEE A check in the amount of \$2,632.00 to cover the total filing fee is enclosed. The Commissioner is hereby authorized to charge and Deposit Account No. 04-below. A duplicate copy of this sheet is enclosed. Charge the amount of as filing fee. Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17. Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allito 37 C.F.R. 1.31(b). | ıs: | nsmitted as follows | calculated a | ent application is | is utility pat | e filing fee for th |
| CLAIMS AS FILED OT #Filed #Allowed #Extra Rate Interpretation of the Notice of Allowed Action of the Notice of Allowed Interpretation of the Notice of Allowed Inter | | | | _ | | _ |
| property # Filed # Allowed # Extra Rate Stal Claims 111 | | | | Small Entity | | |
| that Claims 111 - 20 = 91 | | | IMS AS FIL | CLA | | |
| dependent alms (check if applicable) Lither Fees (specify purpose): BASIC FEE TOTAL FILING FEE A check in the amount of \$2,632.00 to cover the total filing fee is encious cover the amount of below. A duplicate copy of this sheet is enclosed. Charge the amount of as filing fee. Credit any overpayment. Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17. Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of All to 37 C.F.R. 1.31(b). | Fee | Rate | # Extra | | | For |
| A check in the amount of \$2,632.00 to cover the total filing fee is encil The Commissioner is hereby authorized to charge and Deposit Account No. 04- below. A duplicate copy of this sheet is enclosed. Charge the amount of as filing fee. Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17. Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Alli to 37 C.F.R. 1.31(b). | \$1,638.0 | \$18.00 | 91 | - 20 = | 111 | Total Claims |
| The Fees (specify purpose): BASIC FEE TOTAL FILING FEE A check in the amount of \$2,632.00 to cover the total filling fee is encil The Commissioner is hereby authorized to charge and Deposit Account No. 04- below. A duplicate copy of this sheet is enclosed. Charge the amount of as filing fee. Credit any overpayment. Charge any additional filling fees required under 37 C.F.R. 1.16 and 1.17. Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of All to 37 C.F.R. 1.31(b). | \$234.0 | \$78.00 | 3 | - 3 = | 6 | Claims |
| BASIC FEE TOTAL FILING FEE A check in the amount of \$2,632.00 to cover the total filling fee is encil The Commissioner is hereby authorized to charge and Deposit Account No. 04- below. A duplicate copy of this sheet is enclosed. Charge the amount of as filing fee. Credit any overpayment. Charge any additional filling fees required under 37 C.F.R. 1.16 and 1.17. Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of All to 37 C.F.R. 1.31(b). | | | cable) | s (check if appli | dent Claim | Multiple Depen |
| A check in the amount of \$2,632.00 to cover the total filling fee is end. The Commissioner is hereby authorized to charge and Deposit Account No. 04-below. A duplicate copy of this sheet is enclosed. Charge the amount of as filing fee. Credit any overpayment. Charge any additional filling fees required under 37 C.F.R. 1.16 and 1.17. Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of All to 37 C.F.R. 1.31(b). | | | | ose): | ecify purpo | Other Fees (sp |
| A check in the amount of \$2,632.00 to cover the total filling fee is end. The Commissioner is hereby authorized to charge and Deposit Account No. 04-below. A duplicate copy of this sheet is enclosed. Charge the amount of as filing fee. Credit any overpayment. Charge any additional filling fees required under 37 C.F.R. 1.16 and 1.17. Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of All to 37 C.F.R. 1.31(b). | \$760.0 | ASIC FEE | | | | 18-20- |
| A check in the amount of \$2,632.00 to cover the total filing fee is encil The Commissioner is hereby authorized to charge and Deposit Account No. 04- below. A duplicate copy of this sheet is enclosed. Charge the amount of | \$2.632.0 | | TO | | | - |
| The Commissioner is hereby authorized to charge and Deposit Account No. 04-below. A duplicate copy of this sheet is enclosed. Charge the amount of as filing fee. Credit any overpayment. Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17. Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of All to 37 C.F.R. 1.31(b). | | | | | | 7 |
| Charge the amount of as filing fee. Credit any overpayment. Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17. Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of All to 37 C.F.R. 1.31(b). | nclosed. | otal filing fee is end | to cove | f \$2,632.00 | e amount o | A check in the |
| | 4-1073 as des | sit Account No. 04 | o charge and | reby authorized to | sioner is he licate copy | The Commiss below. A dup |
| | | | as filino | of | ne amount | Charge th |
| Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of All to 37 C.F.R. 1.31(b). | | | | nent. | y overpaym | x Credit an |
| to 37 C.F.R. 1.31(b). | | R. 1.16 and 1.17. | red under 3 | at filing fees requi | ny addition | x Charge a |
| to 37 C.F.R. 1.31(b). | Allowance, purs | of the Notice of Al | 1.18 at the r | set in 37 C.F.R. | ne issue fee | Charge th |
| for 3' Dated: 4/5 | | | | | | |
| Journal Dated: 4/5 | | | | \supset | 0 | |
| | 1109 | Dated: 4/s | | <u> </u> | چ کے رہ | ヹ |
| mas J. D'Amico | 4// | - 7 - | | | 00 | homas J. D'Ami |
| orney Reg. No.: 28,371 | | | | -bilIID | | |
| | | | | - | r | 101 L Street NW |
| shington, DC 20037-1526 | | | | 6 | 20037-152 | /ashington, DC 202) 785-9700 |

Docket No.: M4065.135/P135

Micron Ref.: 98-0673

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE APPLICATION FOR U.S. LETTERS PATENT

Title:

METHOD OF FORMING A METAL SEED LAYER FOR SUBSEQUENT PLATING

Inventors:

Terry L. Gilton Dinesh Chopra

> Dickstein, Shapiro, Morin & Oshinsky LLP Suite 400 2101 L Street, N.W. Washington, D.C. 20037 (202) 785-9700

25

5

METHOD OF FORMING A METAL SEED LAYER FOR SUBSEQUENT PLATING

FIELD OF THE INVENTION

The present invention relates to the field of electrochemical deposition, and in particular to a method of forming a metal seed layer by electroplating.

BACKGROUND OF THE INVENTION

The performance characteristics and reliability of integrated circuits have become increasingly dependent on the structure and attributes of the vias and interconnects which are used to carry electronic signals between semiconductor devices on integrated circuits or chips. Advances in the fabrication of integrated circuits have resulted in increases in the density and number of semiconductor devices contained on a typical chip. Interconnect structure and formation technology has lagged behind these advances, however, and is now a major limitation on the signal speed of integrated circuits.

Current techniques for forming vias and interconnects begin with preparation of the semiconductor wafer surface by formation of an interlevel dielectric layer (ILD), typically silicon dioxide. A mask may then be applied to pattern the deposition of the interconnect material on the wafer in the desired manner. Another typical process is to plate the interconnect material onto the surface of the wafer to a depth sufficient to fill the vias, followed by planarization to achieve the desired interconnect pattern.

Typically the preferred metal for use in the construction of integrated circuit interconnects has been aluminum. Aluminum is widely used because it is inexpensive, relatively easy to etch, and adheres well to ILDs such as silicon dioxide. Disadvantages of aluminum include significant electromigration effects,

25

5

susceptibility to humidity-induced corrosion, and the tendency to "cold creep".

"Cold creep" is a process that creates cracks or spaces between the interconnect layer and the ILD due to large variances in the coefficient of thermal expansion between the two materials.

The disadvantages of aluminum interconnects have become more pronounced as the geometry of integrated circuits continues to shrink. Chip designers have attempted to utilize different materials to construct an interconnect system having the chemical and mechanical properties which will complement and enhance smaller and faster circuit systems. The ideal interconnect material is inexpensive, and has low resistivity, minimal electromigration effects, high corrosion resistance, and a similar coefficient of thermal expansion to the ILD and substrate material. Metals possessing these properties include gold, silver, and copper, and research has generally focused on these three metals as new via and interconnect materials.

Copper is the most attractive material for use in integrated circuits because of its desirable chemical and mechanical properties. It is an excellent conductor with a resistivity of 1.73 microOhms per centimeter, is inexpensive, and is easily processed. Copper also has fewer electromigration effects than aluminum and can therefore carry a higher maximum current density, permitting a faster rate of electron transfer. The high melting point and ductility of copper produce far less cold creep during the semiconductor fabrication process than many other metals, including aluminum.

Although copper has many favorable characteristics, it also has disadvantages that may create fabrication problems for chip designers. Copper is soluble in silicon and most common ILDs, and exhibits a high rate of diffusion at temperatures associated with integrated circuit manufacturing. This diffusion can

result in the creation of intermetallic alloys which can cause malfunctioning of the active semiconductor devices. In addition, copper exhibits poor adhesion to silicon dioxide which can result in broken connections and failure of electrical

Use of an intermediate barrier layer between the ILD and the copper interconnect permits the successful use of copper in a silicon-based integrated circuit. The barrier layer serves to eliminate the diffusion that would otherwise occur at the copper-ILD junction, and thus prevents the copper from altering the electrical characteristics of the silicon-based semiconductor devices. Such barrier layers are well known in the art and may be formed of a variety of transition metals, transition metal alloys or silicides, metal nitrides, and ternary amorphous alloys. The most common barrier layer materials in use are titanium, tantalum, and tungsten alloys due to their demonstrated ability to effectively reduce copper diffusion.

Deposition of a metallization layer generally occurs through one of the following techniques: chemical vapor deposition (CVD); physical vapor deposition (PVD), also known as sputtering; or electrochemical deposition. CVD involves high temperatures which can lead to cold creep effects and an increased chance of impurity contamination over other methods, and sputtering has problems yielding sufficient step coverage and density at small line widths. Electrochemical deposition, however, offers a more controlled environment to reduce the chance of contamination, and a process that takes place with minor temperature fluctuations. Electrochemical deposition provides more thorough coverage, fewer physical flaws, and reduces separation between the layers.

There are several known electrochemical deposition processes used to form copper interconnects onto barrier layers, each having various disadvantages.

25

10

Direct deposition of copper onto the barrier layer typically results in porous films with poor adhesion and inconsistent densities. Annealing of the deposited copper at low temperatures may be performed to improve adhesion, but it increases cold creep effects and fails to provide a consistently dense copper structure. A copper seed layer may be formed over the barrier layer by CVD or PVD to produce an adhesive surface, and then electrochemical deposition may be carried out on the seed layer. This method involves multiple steps and increases production costs by requiring several different types of machines to form each interconnect layer.

What is needed, therefore, is a simple and inexpensive method of forming a metal seed layer that requires only a minimum number of steps for its production.

SUMMARY OF THE INVENTION

The present invention provides a method of forming a metal seed layer, preferably a copper layer, for subsequent electrochemical deposition. The metal seed layer is formed by the oxidation-reduction reaction of a metal salt or complex such as copper sulfate in acid solution, with a reducing agent such as elemental silicon that is present in a layer on the substrate to be plated.

Preferably the reducing agent is present in a sacrificial layer on the substrate. The method is particularly suited to forming metal interconnects for semiconductor devices, because the metal seed layer and the plating of the interconnect itself may be combined into a single-bath operation.

Additional advantages and features of the present invention will be apparent from the following detailed description and drawings which illustrate preferred embodiments of the invention.

5

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a cross-sectional view of a semiconductor wafer undergoing the process of a preferred embodiment of the present invention.

- Figure 2 shows the wafer of Fig. 1 at a processing step subsequent to that shown in Fig. 1.
- Figure 3 shows the wafer of Fig. 1 at a processing step subsequent to that shown in Fig. 2.
- Figure 4 shows the wafer of Fig. 1 at a processing step subsequent to that shown in Fig. 3.
- Figure 5 shows the wafer of Fig. 1 at a processing step subsequent to that shown in Fig. 4.
- Figure 6 shows the wafer of Fig. 1 at a processing step subsequent to that shown in Fig. 5.
- Figure 7 is a cross-sectional view of a semiconductor wafer undergoing the process of a second preferred embodiment of the present invention.
- Figure 8 shows the wafer of Fig. 7 at a processing step subsequent to that shown in Fig. 7.
- Figure 9 shows the wafer of Fig. 7 at a processing step subsequent to that shown in Fig. 8.
- Figure 10 shows the wafer of Fig. 7 at a processing step subsequent to that shown in Fig. 9.
- Figure 11 shows the wafer of Fig. 7 at a processing step subsequent to that shown in Fig. 10.

25

5

Figure 12 shows the wafer of Fig. 7 at a processing step subsequent to that shown in Fig. 11.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

In the following detailed description, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized, and that structural, logical, electrical and chemical changes may be made without departing from the spirit and scope of the present invention.

The terms "wafer" and "substrate" are to be understood as including silicon-on-insulator (SOI) or silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. Furthermore, when reference is made to a "wafer" or "substrate" in the following description, previous process steps may have been utilized to form regions or junctions in the base semiconductor structure or foundation. When referring to aqueous solutions described herein, the term "percent" refers to the percent measured by weight, e.g., a 10% hydrofluoric acid solution is 10% by weight hydrofluoric acid. The following description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.

Referring now to the drawings, where like elements are designated by like reference numerals, an embodiment of the present invention for manufacturing an integrated circuit having a metal interconnect is illustrated by Figs. 1 through 6. The process creates a metal seed layer for subsequent

10

electrochemical deposition by a oxidation-reduction ("redox") reaction between a reducing agent present in a sacrificial layer of material, and a metal salt or complex. For illustrative purposes the invention is described as a method of plating copper by a reaction in which the reducing agent is silicon, but the use of other metals and reaction mechanisms is to be understood as within the scope of the invention

The process begins subsequent to the formation of a semiconductor device 20 containing devices 24, which may be transistors, capacitors, word lines, bit lines or the like, and active areas 26 on a silicon substrate 22, as shown in Fig. 1. A protective layer 28 of a material such as borophosphosilicate glass (BPSG), phosphosilicate glass (PSG), borosilicate glass (BSG), or silicon dioxide has been formed over the device 20 by chemical vapor deposition (CVD) or other suitable means.

The process of the present invention begins by applying a photoresist and mask (not shown), and by using photolithographic techniques to define areas to be etched out. Referring to Fig. 2, a directional etching process such as reactive ion etching (RIE) is used to etch through the protective layer 28 to form vias 30. The etchant used may be any suitable etchant that selectively etches the material of the protective layer 28 and not the active areas 26, the devices 24, or the material of sidewall or cap insulators on the devices 24.

Fig. 3 depicts the next step of the process, in which a barrier layer 32 is formed so that it overlies the protective layer 28 and lines the inside of the vias 30. Barrier layers are typically used with metal interconnect material to optimize performance of the interconnects, and to prevent diffusion of the metal interconnect material into the substrate. The barrier layer 32 may be formed of any suitable material such as titanium, titanium nitride, tantalum, tantalum

25

25

5

nitride, tungsten nitride, tungsten-tantalum, tantalum silicon nitride, or other ternary compounds, and should be of a thickness within the range of 50 to 500 Angstroms, and preferably approximately 300 Angstroms thick. Chemical vapor deposition, physical vapor deposition (PVD), or other suitable means may be used to form the barrier layer 32.

Next, a sacrificial oxide layer 34 is formed over the barrier layer 32 and lining the inside of the vias 30, as shown in Fig. 4. The sacrificial oxide layer 34 is a layer of silicon-containing material such as silicon dioxide or silicon monoxide that is formed by means such as CVD, PVD, oxidation of the wafer in an ozone-containing rinse bath, or the like. Preferably the oxide is a chemical oxide. The sacrificial oxide layer 34 has a thickness within the range of 10 to 200 Angstroms, preferably 10 to 50 Angstroms, and should have a silicon-to-oxygen ratio of greater than 0.5. Depending on the reaction mechanism, a sacrificial oxide layer 34 may not be required, and a reactive barrier layer 32 may be used if there is a sufficient amount of the reducing agent present in the barrier layer 32.

Fig. 5 depicts the next step of the process, in which a metal seed layer 36 is now formed on the surface of the barrier layer 32 in the vias 30 by a redox plating process. The plating process is carried out by exposing the wafer 20 to a first plating solution by means such as immersion of the wafer 20 into a plating bath, or by spraying the plating solution onto the wafer 20. The first plating solution is an aqueous solution of an acid such as hydrofluoric acid or sulfuric acid, and a metal salt or complex that is soluble in the acid used. A redox reaction occurs between the metal ions in the solution, e.g., cupric ions (Cu²⁺) and the reducing agent of the sacrificial oxide layer 34, e.g., silicon, leading to reduction of the metal ions and subsequent plating onto the barrier layer 32.

10

For example, in a copper plating process, a dilute solution of hydrofluoric acid (HF) and a salt such as copper sulfate (CuSO₄) is used to carry out the reaction with a sacrificial oxide layer 34 containing silicon as a reducing agent. Preferably a solution containing approximately 1 part hydrofluoric acid per 100 parts water, and about 3 grams of copper sulfate per liter is used, and the reaction is allowed to proceed at room temperature for approximately 2 to 2.5 minutes for a sacrificial oxide layer 34 that is approximately 50 Angstroms thick. The time and temperature may be adjusted as necessary for the thickness of the sacrificial oxide layer 34, and to affect the rate of the reaction. The precise reaction that occurs in the copper plating process is unknown, but is currently believed to be:

The plating bath in a preferred embodiment is electroless, but an electrolytic bath may also be used. An electrolytic bath permits formation of a thicker metal seed layer 36 than an electroless bath, because electrons are continuously replaced by the electric current applied and therefore the metal ions, which have an electron affinity, may continuously plate to the barrier layer 32. If desired, the plating process may begin as an electroless process, and a voltage may later be applied to carry out an electrolytic plating process.

A conductive layer 38 is now formed in the vias 30 to serve as an interconnect layer, as shown in Fig. 6. The conductive layer 38 is a layer of metal, which may be the same metal as the metal seed layer 36, or a different metal. Preferably the metal seed layer 36 and the conductive layer 38 are layers of the same metal. The conductive layer 38 is formed by an electrochemical deposition process such as electrolytic or electroless plating.

Preferably the conductive layer is formed by exposing the wafer 20 to a second plating solution by means such as immersion of the wafer 20 into a plating bath, or by spraying the second plating solution onto the wafer 20. The second plating solution is typically an aqueous solution of an acid such as sulfuric acid, a metal salt or complex that is soluble in the acid used, and several additives. Either electroless or electrolytic plating, or a combination of the two may be performed as desired for certain applications. In addition, any number of semiconductor wafers may be simultaneously processed by using a large bath, thereby reducing the cost of manufacture.

If the metal seed layer 36 and the conductive layer 38 are formed from the same metal, then the plating process may be carried out in the same plating bath that was used for formation of the metal seed layer 36, and may use the same plating solution. If the metal seed layer 36 and the conductive layer 38 are formed from different metals, then the same tank may be used for both plating processes if the first and second plating solutions are cycled through the tank. Subsequent to the plating process, conventional processing methods, such as planarization of the wafer 20 to isolate the conductive layer 38 into individual contact plugs, may then be used to create a functional circuit from the semiconductor wafer 20.

20

25

A second embodiment of the present invention is illustrated by Figs. 7 through 12. Referring to Fig. 7, a semiconductor device 120 contains devices 24, active areas 26, and field oxide regions 40 on a silicon substrate 22. A protective layer 28 has been formed over the device 120, and conductive plugs 42 extend through the protective layer 28 to contact the active areas 26. A protective layer 44 of a material such as BPSG, PSG, BSG, or silicon dioxide has been formed over the device 120 by CVD or other suitable means.

Photolithographic techniques and subsequent etching are then used to define and form a damascene opening or trench 30, as shown in Fig. 8. Referring now to Fig. 9, a barrier layer 32 is now formed so that it overlies the protective layer 44 and lines the inside of the trench 30, as explained with reference to Fig. 3 above. Next, a sacrificial oxide layer 34 is formed over the barrier layer 32 and lining the inside of the trench 30, as shown in Fig. 10, and as further described with reference to Fig. 4 above.

Fig. 11 depicts the next step of the process, in which a metal seed layer 36 is now formed on the surface of the barrier layer 32 in the trench 30 by a redox plating process, as is described further above in reference to Fig. 5. Lastly, a conductive layer 38 is formed in the trench 30 to serve as an interconnect layer, as shown in Fig. 12. The conductive layer 38 is a layer of metal formed by an electrochemical process, as is described more fully with reference to Fig. 6 above. Subsequent to the plating process, conventional processing methods, such as planarization of the wafer 120, may then be used to create a functional circuit from the semiconductor wafer 120.

As can be seen by the embodiments described herein, the present invention encompasses methods of forming a metal seed layer via a redox reaction with a reducing agent. The reducing agent may be present in a sacrificial layer on the substrate to be plated, or may be in a non-sacrificial layer. It should again be noted that although the invention has been described with specific reference to semiconductor wafers, the invention has broader applicability, and may be used in any plating application in which a thin selflimiting seed layer is used.

The above description and drawings are only illustrative of preferred embodiments which achieve the objects, features and advantages of the present

25

invention. It is not intended that the present invention be limited to the illustrated embodiments. Any modification of the present invention which comes within the spirit and scope of the following claims should be considered part of the present invention.

What is claimed as new and desired to be protected by Letters Patent of the United States is:

5

A method of plating a metal layer on a substrate, comprising the steps of:

providing a substrate;

forming a barrier layer on a top surface of the substrate;

forming a metal seed layer on the barrier layer by reacting the barrier layer with a first plating solution; and

forming a metal layer on the metal seed layer by exposing the substrate to a second plating solution.

- 2. The method of claim 1, wherein said barrier layer is a layer of material selected from the group consisting of titanium, titanium nitride, tantalum, tantalum nitride, tungsten nitride, tungsten-tantalum alloys, tantalum silicon nitride, and other ternary compounds.
- The method of claim 1, wherein said metal seed layer forming step comprises immersing the substrate in the first plating solution.
- 4. The method of claim 1, wherein said metal seed layer forming step comprises spraying the first plating solution on the substrate.
 - The method of claim 1, wherein said metal seed layer forming step is an electroless plating step.

- The method of claim 1, wherein said metal seed layer forming step is an electrolytic plating step.
- 7. The method of claim 1, wherein said metal layer forming step comprises immersing the substrate in the second plating solution.
- 5 8. The method of claim 1, wherein said metal layer forming step comprises spraying the second plating solution on the substrate.
 - The method of claim 1, wherein said metal layer forming step is an electroless plating step.
 - The method of claim 1, wherein said metal layer forming step is an electrolytic plating step.
 - 11. The method of claim 1, wherein the first plating solution comprises a first aqueous solution of a first metal and a first acid, and the second plating solution comprises a second aqueous solution of a second metal and a second acid.
- 12. The method of claim 11, wherein the first and second metals are the same 15 metal.
 - 13. The method of claim 12, wherein the first and second metals are copper.

- 14. The method of claim 12, wherein the first and second aqueous solutions are the same.
 - 15. The method of claim 11, wherein the first metal is a metal salt.
 - 16. The method of claim 11, wherein the first metal is a metal complex.
 - 17. The method of claim 11, wherein the second metal is a metal salt.
 - 18. The method of claim 11, wherein the second metal is a metal complex.
- The method of claim 11, wherein the first and second metals are different metals.
- 20. The method of claim 11, wherein the first and second metals are metals selected from the group consisting of nickel, copper, ruthenium, rhodium, palladium, silver, osmium, iridium, platinum, gold, mercury and polonium.
- 21. The method of claim 11, wherein at least one of the first and the second metals is copper.
- 22. The method of claim 1, further comprising a step of forming a silicon-containing layer on a top surface of the barrier layer prior to the metal seed layer forming step.

5

- 23. The method of claim 22, wherein said silicon-containing layer forming step comprises oxidizing the substrate in an ozone-containing rinse bath.
- 24. The method of claim 22, wherein said silicon-containing layer forming step comprises deposition of the silicon-containing layer on the substrate.
- The method of claim 22, wherein said silicon-containing layer is a layer of silicon dioxide.

A method of fabricating a conductive layer on a semiconductor substrate, comprising the steps of:

providing a semiconductor substrate;

forming a silicon layer on a top surface of the substrate;

forming a metal seed layer from the silicon layer by reacting the silicon layer with a first plating solution; and

forming a conductive layer on the metal seed layer by exposing the substrate to a second plating solution.

- 27. The method of claim 26, wherein said silicon layer forming step comprises oxidizing the substrate in an ozone-containing rinse bath.
- 28. The method of claim 26, wherein said silicon layer forming step comprises deposition of the silicon layer on the substrate.

29. The method of claim 26, wherein said silicon layer forming step further comprises forming a barrier layer on the top surface of the substrate and forming the silicon layer on the barrier layer.

- 30. The method of claim 26, wherein said metal seed layer forming step comprises immersing the substrate in the first plating solution. 5
 - 31. The method of claim 26, wherein said metal seed layer forming step comprises spraying the first plating solution on the substrate.
 - The method of claim 26, wherein said metal seed layer forming step is an 32. electroless plating step.
 - 33. The method of claim 26, wherein said metal seed layer forming step is an electrolytic plating step.
 - The method of claim 26, wherein the first plating solution comprises a 34. first aqueous solution of a first metal and a first acid, and the second plating solution comprises a second aqueous solution of a second metal and a second acid.
- 35. The method of claim 34, wherein the first and the second metals are the 15 same metal.
 - 36. The method of claim 35, wherein the first and second metals are copper.

- 37. The method of claim 35, wherein the first and the second aqueous solutions are the same.
 - 38. The method of claim 34, wherein the first metal is a metal salt.
 - 39. The method of claim 34, wherein the first metal is a metal complex.
 - 40. The method of claim 34, wherein the second metal is a metal salt.
 - 41. The method of claim 34, wherein the second metal is a metal complex.
- The method of claim 34, wherein the first and second metals are different metals.
- 43. The method of claim 34, wherein the first and second metals are metals selected from the group consisting of nickel, copper, ruthenium, rhodium, palladium, silver, osmium, iridium, platinum, gold, mercury and polonium.
- 44. The method of claim 34, wherein at least one of the first and the second metals is copper.
- 45. The method of claim 26, wherein said conductive layer forming step is anelectroless plating step.

46. The method of claim 26, wherein said conductive layer forming step is an electrolytic plating step.

47. A method of forming a metal interconnect for a semiconductor circuit, comprising the steps of:

5 providing a semiconductor substrate having electronic devices formed thereon;
forming a barrier layer on a top surface of the substrate and the devices;

forming a metal seed layer on the barrier layer by reacting the barrier layer with a first plating solution; and

forming a metal interconnect layer on the metal seed layer by exposing the substrate to a second plating solution.

- 48. The method of claim 47, wherein said barrier layer forming step comprises chemical vapor deposition.
- 49. The method of claim 47, wherein said barrier layer forming step comprises physical vapor deposition.
- 50. The method of claim 47, wherein the barrier layer is a layer of material selected from the group consisting of titanium, titanium nitride, tantalum, tantalum nitride, tungsten nitride, tungsten-tantalum alloys, tantalum silicon nitride, and other ternary compounds.

- 51. The method of claim 47, wherein said metal seed layer forming step comprises immersing the substrate in the first plating solution.
- 52. The method of claim 47, wherein said metal seed layer forming step comprises spraying the first plating solution on the substrate.
- 5 53. The method of claim 47, wherein said metal seed layer forming step is an electroless plating step.
 - 54. The method of claim 47, wherein said metal seed layer forming step is an electrolytic plating step.
 - 55. The method of claim 47, wherein said metal interconnect layer forming step comprises immersing the substrate in the second plating solution.
 - 56. The method of claim 47, wherein said metal interconnect layer forming step comprises spraying the second plating solution on the substrate.
 - 57. The method of claim 47, wherein said metal interconnect layer forming step is an electroless plating step.
- 15 58. The method of claim 47, wherein said metal interconnect layer forming step is an electrolytic plating step.

- 59. The method of claim 47, wherein the first plating solution comprises a first aqueous solution of a first metal and a first acid, and the second plating solution comprises a second aqueous solution of a second metal and a second acid.
- The method of claim 59, wherein the first and second metals are the same
 metal.
 - 61. The method of claim 60, wherein the first and second metals are copper.
 - 62. The method of claim 60, wherein the first and second aqueous solutions are the same.
 - 63. The method of claim 60, wherein the first metal is a metal salt.
 - 64. The method of claim 60, wherein the first metal is a metal complex.
 - 65. The method of claim 60, wherein the second metal is a metal salt.
 - 66. The method of claim 60, wherein the second metal is a metal complex.
 - The method of claim 59, wherein the first and second metals are different metals.

68. The method of claim 59, wherein the first and second metals are metals selected from the group consisting of nickel, copper, ruthenium, rhodium, palladium, silver, osmium, iridium, platinum, gold, mercury and polonium.

- 69. The method of claim 59, wherein at least one of the first and the second5 metals is copper.
 - 70. The method of claim 47, further comprising a step of forming a silicon layer on a top surface of the barrier layer prior to the metal seed layer forming step.
 - 71. The method of claim 70, wherein said silicon layer forming step comprises oxidizing the substrate in an ozone-containing rinse bath.
 - 72. The method of claim 70, wherein said silicon layer forming step comprises deposition of the silicon layer on the substrate.
 - 73. The method of claim 70, wherein the silicon layer is a layer of silicon dioxide.
- 74. The method of claim 70, wherein the silicon layer is a layer of siliconmonoxide.

5

75 A method of forming a metal interconnect for a semiconductor circuit, comprising the steps of:

23

providing a semiconductor substrate having electronic devices formed thereon; forming a silicon oxide layer on a top surface of the substrate and the devices;

forming a metal seed layer from the silicon oxide layer by reacting the silicon oxide layer with a first plating solution containing a first metal; and

forming a metal interconnect layer on the metal seed layer by exposing the substrate to a second plating solution containing a second metal.

- 76. The method of claim 75, wherein said silicon oxide layer forming step comprises oxidizing the substrate in an ozone-containing rinse bath.
- 77. The method of claim 75, wherein said silicon oxide layer forming step comprises deposition of the silicon oxide layer on the substrate.
- 78. The method of claim 75, wherein the silicon oxide layer has a thickness within the range of approximately 10 to 200 Angstroms.
- 79. The method of claim 75, wherein the silicon oxide layer has a thickness within the range of approximately 10 to 50 Angstroms.
- 80. The method of claim 75, wherein said silicon oxide layer is a layer of silicon dioxide.

- 81. The method of claim 75, wherein said silicon oxide layer forming step further comprises forming a barrier layer on the top surface of the substrate and forming the silicon oxide layer on the barrier layer.
- 82. The method of claim 81, wherein the barrier layer is a layer of material selected from the group consisting of titanium, titanium nitride, tantalum, tantalum nitride, tungsten nitride, tungsten-tantalum alloys, tantalum silicon nitride, and other ternary compounds.
 - 83. The method of claim 75, wherein said metal seed layer forming step comprises immersing the substrate in the first plating solution.
 - 84. The method of claim 75, wherein said metal seed layer forming step comprises spraying the first plating solution on the substrate.
 - 85. The method of claim 75, wherein said metal seed layer forming step is an electroless plating step.
- 86. The method of claim 75, wherein said metal seed layer forming step is an electrolytic plating step.
 - 87. The method of claim 75, wherein the first metal is copper.

- 88. The method of claim 87, wherein the first plating solution is an aqueous solution of copper sulfate and hydrofluoric acid.
- 89. The method of claim 75, wherein said metal interconnect layer forming step comprises immersing the substrate in the second plating solution.
- 5 90. The method of claim 75, wherein said metal interconnect layer forming step comprises spraying the second plating solution on the substrate.
 - 91. The method of claim 75, wherein said metal interconnect layer forming step is an electroless plating step.
 - 92. The method of claim 75, wherein said metal interconnect layer forming step is an electrolytic plating step.
 - 93. The method of claim 75, wherein the second metal is copper.
 - 94. The method of claim 93, wherein the second plating solution is an aqueous solution of copper sulfate and hydrofluoric acid.
- The method of claim 75, wherein the first and second metals are selected
 from the group consisting of nickel, copper, ruthenium, rhodium, palladium, silver,
 osmium, iridium, platinum, gold, mercury and polonium.

96 A method of plating copper onto a substrate, comprising the steps of:
providing a substrate;

forming a barrier layer on a top surface of the substrate;

forming a silicon oxide laver on the barrier laver;

forming a copper seed layer from the silicon oxide layer by reacting the silicon oxide layer with a plating solution containing copper and an acid; and

forming a copper layer on the copper seed layer by exposing the substrate to the plating solution for a time sufficient to produce a desired thickness of the copper layer.

- The method of claim 96, wherein the silicon oxide layer is a layer of silicon dioxide.
- 98. The method of claim 96, wherein the silicon oxide layer has a thickness within the range of approximately 10 to 200 Angstroms.
- 99. The method of claim 96, wherein the silicon oxide layer has a thickness within the range of approximately 10 to 50 Angstroms.
- 100. The method of claim 96, wherein the barrier layer is a layer of material selected from the group consisting of titanium, titanium nitride, tantalum, tantalum nitride, tungsten nitride, tungsten-tantalum alloys, tantalum silicon nitride, and other ternary compounds.

- 101. The method of claim 96, wherein the barrier layer has a thickness within the range of 50 to 500 Angstroms.
- 102. The method of claim 96, wherein the barrier layer has a thickness of approximately 300 Angstroms.
- 5 103. The method of claim 96, wherein the plating solution contains a copper salt.
 - 104. The method of claim 103, wherein the acid is sulfuric acid.
 - 105. The method of claim 103, wherein the plating solution comprises an aqueous solution of copper sulfate and hydrofluoric acid.
 - 106. The method of claim 105, wherein the plating solution comprises approximately 3 grams of copper sulfate per liter of plating solution.
 - 107. The method of claim 96, wherein the plating solution contains a copper complex.
- 108. The method of claim 96, wherein the plating solution comprisesapproximately 1 part hydrofluoric acid per 100 parts water.
 - 109. The method of claim 96, wherein said copper seed layer forming step is an electroless plating step.

110. The method of claim 96, wherein said copper layer forming step is an electrolytic plating step.

11. A method of forming a copper interconnect for a semiconductor circuit, comprising the steps of:

providing a semiconductor substrate having devices formed thereon;

forming a barrier layer on a top surface of the substrate and the devices, wherein the barrier layer has a thickness of approximately 50 to 500 Angstroms;

forming a silicon dioxide layer on the barrier layer, wherein the silicon dioxide layer has a thickness of approximately 10 to 200 Angstroms;

forming a copper seed layer from the silicon dioxide layer by reacting the silicon dioxide layer with a plating solution containing copper sulfate and dilute hydrofluoric acid; and

forming a copper layer on the copper seed layer by exposing the substrate to the plating solution for a time sufficient to produce a desired thickness of the copper layer.

ABSTRACT

A method of forming a metal seed layer, preferably a copper layer, for subsequent electrochemical deposition. The metal seed layer is formed by the oxidation-reduction reaction of a metal salt with a reducing agent present in a layer on the substrate to be plated. Metal interconnects for semiconductor devices may be produced by the method, which has the advantage of forming the metal seed layer by a simple electrochemical plating process that may be combined with the plating of the interconnect itself as a single-bath operation.




Fig. 1




Fig. 2






Fig.3








Fig. 7








FIG. 8





F19.10





F19.12

PATENT

Docket No.: M4065.135/P135

Micron No.: 98-0673.00/US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application
Inventor: Terry L. GILTON et al.

Serial No.: Not Yet Assigned Group Art Unit: Not Yet Assigned

Filed: Concurrently Herewith Examiner: Not Yet Assigned

For: METHOD OF FORMING A
METAL SEED LAYER FOR
SUBSEQUENT PLATING

POWER OF ATTORNEY BY ASSIGNEE AND CERTIFICATE BY ASSIGNEE UNDER 37 CFR § 3.73(b)

Micron Technology, Inc., assignee of the entire right, title and interest in the above-identified application by virtue of the assignment attached hereto (which is also being submitted concurrently for recordation), hereby appoints the attorneys and agents of the firm of Dickstein Shapiro Morin & Oshinsky LLP located at 2101 L Street, NW, Washington, DC 20037-1526, listed as follows: Gary M. Hoffman, 26,411; Thomas J. D'Amico, 28,371; Donald A. Gregory, 28,954; James W. Brady, Jr., 32,115; Jon D. Grossman, 32,699; Mark J. Thronson, 33,082; Laurence D. Fisher, 37,131; John R. Fuisz, 37,327; James M. Heintz, 41,828; June Cohan Lazar, P43,741; Brian A. Lemm, P43,748; Gianni Minutoli, 41,198; Eric Oliver, 35,307; William E. Powell, III, 39,803; James M. Silbermann, 40,413; and Richard Veltman, 36,957; and also attorneys Michael L. Lynch, 30,871; Lia M. Pappas, 34,095; W. Eric Webostad, 35,406; and Charles B. Brantley, II, 38,086 of

Micron Technology, Inc. as its attorneys with full power of substitution to prosecute this application and to transact all business in the Patent and Trademark Office in connection therewith.

The assignee certifies that the above-identified assignment has been reviewed and to the best of the assignee's knowledge and belief, title is in the assignee.

Please direct all correspondence regarding this application to the following:

Thomas J. D'Amico, Esq.
Dickstein Shapiro Morin & Oshinsky LLP
2101 L Street, NW
Washington, D.C. 20037-1526
Telephone: (202) 828-2232
Facsimile: (202) 887-0689

MICRON TECHNOLOGY, INC.

Michael L. Lynch Chief Patent Counsel Registration No. 30,871

Dated: 4-1-99

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

DECLARATION FOR PATENT APPLICATION

As the below named inventors, we hereby declare that:

Our residence, post office address and citizenship are as stated below next to our names.

We believe we are the original, first and joint inventors of the subject matter which is claimed and for which a patent is sought on the invention entitled

METHOD OF FORMING A METAL SEED LAYER FOR SUBSEQUENT PLATING

The specification of which is attached hereto.

We hereby state that we have reviewed and understand the contents of the above identified specification, including the claims, as amended by an amendment, if any, specifically referred to in this oath or declaration.

We acknowledge the duty to disclose all information known to me which is material to patentability as defined in Title 37, Code of Federal Regulations, \S 1.56.

We hereby claim foreign priority benefits under Title 35, United States Code, § 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

None

We hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, we acknowledge the duty to disclose all information known to us to be material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56(a) which became available between the filing date of the prior application and the national or PCT international filing date of this application:

None

We hereby declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001

DOCKEE THE THIRD SEE

of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Please address all correspondence to Thomas J. D'Amico of Dickstein Shapiro Morin & Oshinsky LLP located at 2101 L Street, NW, Washington, DC 20037-1526. Telephone calls should be made to Thomas J. D'Amico by dialing (202) 828-2232.

| Full name of 1st joint inventor: Terry L. Gilton |
|---|
| Inventor's signature Date |
| Residence: Boise, Idaho |
| Citizenship: United States of America |
| Post Office Address: 3149 E. Nature Drive, Boise, Idaho 83706 |
| ****** |
| Full name of 2nd joint inventor: Dinesh Chopra |
| Inventor's signature 2 hope Date 4/1/99 |
| Residence: Boise, Idaho |
| Citizenship: India |

Post Office Address: 101 East Mallard Drive, Apt. 278, Boise, Idaho 83706